

SN74LS174N

Product Introduction

The SN74LS174N is Hex / Quadruple D-type Flip-Flops (with clear). It is positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic. All have a direct clear input, information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. The 6 groups share a reset input and a clock input.

Product Features


- Hex / Quadruple D-type Flip-Flops (with clear)
- Fully compatible with TTL/DTL input logic level
- Share a reset input and a clock input
- Package format: DIP16, SOP16

Product Applications

- Digital logic driver
- Industrial control application
- Other application areas

Package and Pin Assignment

SOP16 or DIP16			
Pin NO	Pin Definition	Pin NO	Pin Definition
1	Clear	16	Supply VCC
2	Output 1Q	15	Output 6Q
3	Input 1D	14	Input 6D
4	Input 2D	13	Input 5D
5	Output 2Q	12	Output 5Q
6	Input 3D	11	Input 4D
7	Output 3Q	10	Output 4Q
8	Supply GND	9	Clock




Absolute Maximum Ratings

Item	Symbol	Maximum Ratings	Unit
Supply voltage	V_{CC}	7	V
Input voltage	V_I	7	V
Power dissipation	P_D	500	mW
Operating temperature	T_A	0-70	°C
Storage temperature	T_S	-65-150	°C
Welding temperature	T_W	260,10s	°C

Note: the limit parameter is the limit value that cannot be exceeded under any condition. Once this limit is exceeded, it may cause physical damage such as deterioration of the product. At the same time, the chip can not be guaranteed to work properly when it is close to the limit parameters.

■ Block Diagram



■ Function Table

Inputs			Outputs
Clear	Clock	D	Q
L	X	X	L
H	↑	H	H
H	↑	L	L
H	L	X	Q ₀

Notes: 1. H; high level, L; low level, X; irrelevant

2. ↑ transition from low to high level

3. Q₀; the level of Q before the indicated steady-state input conditions were established.

4. Q is applied to HD74LS175 only.

Recommended Operating Conditions

Item	Symbol	Min	Tpy	Max	Unit	
Supply voltage	V_{CC}	4.75	5.00	5.25	V	
Output current	I_{OH}	—	—	-400	μA	
	I_{OL}	—	—	8	mA	
Operating temperature	T_{opr}	0	—	60	$^{\circ}C$	
Clock frequency	f_{clock}	0	—	30	MHz	
Clock pulse width	$T_{W(CLK)}$	20	—	—	ns	
Clear pulse width	$T_{W(CLR)}$	20	—	—	ns	
Hold time	t_h	5	—	—	ns	
Setup time	D input	t_{su}	20	—	—	ns
	Clear(inactive state)		25	—	—	ns

Electrical Characteristics ($T_a=25^{\circ}C$, Unless specified)

Item	Symbol	Min	Tpy	Max	Unit	Conditions
Input voltage	V_{IH}	2	—	—	V	
	V_{IL}	—	—	0.8	V	
Output voltage	V_{OH}	2.7	3.3	—	V	$I_{OH}=-400\mu A$ $V_{CC}=4.75V$, $V_{IH}=2V$, $V_{IL}=0.8V$
	V_{OL}	—	0.16	0.4	V	
		—	0.28	0.5		
Input current	I_{IH}	—	0.1	20	μA	$V_{CC}=5.25V$, $V_I=2.7V$
	I_{IL}	—	0.25	-0.4	mA	$V_{CC}=5.25V$, $V_I=0.4V$
	I_I	—	0.1	100	μA	$V_{CC}=5.25V$, $V_I=7V$
Short-circuit output current *	I_{OS}	-20	-35	-100	mA	$V_{CC}=5.25V$
Supply current **	I_{CC}	—	15	26	mA	$V_{CC}=5.25V$
Input clamp voltage	V_{IK}	—	0.9	-1.5	V	$V_{CC}=4.75V$, $I_I=-18mA$

Notes:* only one output port is short circuited each time, and the short circuit time is not more than one second.


**With all outputs open and 4.5 V applied to all data and clear inputs, I_{CC} is measured after a momentary grounded, then 4.5V, is applied to clock.

Switching Characteristics ($T_a=25^{\circ}C$, Unless specified)

Item	Symbol	Min	Tpy	Max	Unit	Conditions
Maximum clock frequency	f_{max}	0	25	—	MHz	$V_{CC}=5V$, $C_L=16pF$, $R_L=2K$
Propagation delay time Clock to Q	t_{PLH}	—	16	—	ns	
	t_{PHL}	—	23	—	ns	
Propagation delay time Clear to Q	t_{PHL}	—	16	—	ns	

■ Testing Method

1、Test Circuit




Notes:

1. See Testing Table refers to the corresponding test items in the switch characteristic table.
2. the CL capacitor is an external patch capacitor (0603), which is connected to the output pin and the capacitor is near the chip GND. All diode models are 1S2074 (H).
3. Input: port input level, $f=1\text{MHz}$, $D=50\%$, $t_{\text{THL}}=t_{\text{TLH}}=20\text{ns}$;

2、Testing Table

Item	From input to output	Inputs			Outputs
		CLR	CK	D	Q
f_{max}	CK→Q	4.5 V	IN	IN	OUT
t_{PLH}	CK→Q	4.5 V	IN	IN	
t_{PHL}	CLR→Q _i	IN	IN	4.5 V	


3、Waveform



Package Dimensions

Unit : mm /inch

DIP16



SOP16

